

Abstract of the Disclosure

An multi-threading processor is provided. The multi-threading processor includes a first instruction fetch unit to receive a first thread and a second instruction fetch unit to receive a second thread. A multi-thread scheduler coupled to the instruction fetch units and a
5 execution unit. The multi-thread scheduler determines the width of the execution unit and the execution unit executes the threads accordingly.